The single-ended primary-inductor converter (SEPIC) has the merits of low input current ripple and output voltage up/down capability. However, the switching devices in the two-level SEPIC have high voltage stresses and high switching losses. To cope with this drawback, this paper proposes a three-level SEPIC, which can use a lower-voltage-rated switch having better switching performance compared to the switch in the two-level SEPIC. The three-level SEPIC can decrease the switch voltage stresses and reduce the switching losses. The converter operation and control method are described. The experimental results for a 500 W prototype converter are discussed. The experimental results show that the three-level SEPIC improves the power efficiency with balanced capacitor voltages compared to the two-level SEPIC.
I. INTRODUCTION
The single-ended primary-inductor converter (SEPIC) has been utilized for various industry applications due to its low input current ripple [1] and output voltage up/down capability [2] . Unlike the buck-boost converter [3] , the SEPIC has a non-inverted output voltage [4] . It uses a series capacitor to isolate the input from the output [5] . Fig. 1 shows the circuit diagram of the conventional two-level SEPIC [1] , [6] . The main drawback of the two-level SEPIC is the fact that the switching devices are stressed on the sum of the input voltage V i and the output voltage V o [7] . When the output voltage V o is 400 V, the power switch and the output diode should be rated on 1200 V as V i may go up to 200 V or even more. As the output voltage increases, the switch voltage stress would be highly increased. This high voltage stress increases the switching losses, eventually decreasing the converter efficiency and deteriorating the converter reliability.
The three-level converters are a well-adopted method for high voltage applications [8] , [9] . They use two series-connected capacitors for the total dc-link voltage. Then, the power switches are stressed on half of the total dc-link voltage. The three-level converters can use a lower-voltage-rated switch having better switching performance compared to the switch rated on the full blocking voltage in the two-level converters. The converter performance including the cost and the power efficiency can be improved compared to the two-level converters. Recently, a three-level isolated SEPIC has been studied in [12] . Unfortunately, the isolated type converter should require two transformers, which increases the manufacturing cost and eventually decreases the converter efficiency. However, up to now, any three-level non-isolated SEPIC has not been suggested and its performance has not been reported. This paper proposes a three-level SEPIC. Fig. 2 shows the circuit diagram of the three-level SEPIC. The three-level SEPIC can reduce the switch voltage stresses by half compared to the two-level SEPIC. This allows the three-level SEPIC to have lower-voltage-rated switches. The three-level SEPIC improves the power efficiency compared to the two-level SEPIC by reducing the switching losses. The operation of the three-level SEPIC is described in Section II. The control method to regulate the output voltage and the capacitor voltages is presented in Section III. The experimental results for a 500 W prototype converter are discussed in Section IV. The experimental results show that the three-level SEPIC improves the power efficiency with balanced capacitor voltages compared to the two-level SEPIC. The concluding remarks are given in Section V. 
II. THREE-LEVEL SEPIC
. V c1 and V c2 follow the half of the input voltage (V c1 = V c2 = V i /2). Fig. 4 shows the operation waveforms of the three-level Fig. 4(a) . When the duty cycle D is higher than 0.5, the three-level SEPIC steps up the input voltage, as shown in Fig. 4(b) . Fig. 5 shows the circuit diagrams of the three-level SEPIC according to the switches' states. Depending on the switches' state, the three-level SEPIC has four operation modes as follows: 
On the other hand, the output inductor current i Lo flows through D 1 , C o1 , C o2 , and D 2 at the rate of di Lo 
When S 1 and D 2 are turned off, they are stressed on the sum of V c1 and V o1 . When S 2 and D 1 are turned off, they are stressed on the sum of V c2 and V o2 . By the assumption that
The switch voltage stress in the three-level SEPIC is reduced by half compared to the switch voltage stress in the two-level SEPIC. This allows the three-level SEPIC to have lower-voltage-rated switches and to reduce the switching losses. 
III. SIMULATION VERIFICATIONS
The capacitor voltages should be balanced as V c1 = V c2 = V i /2 and V o1 = V o2 = V o /2. In practice, the capacitor voltages may be different due to the mismatched capacitances and the mismatched equivalent series resistance [10] . If not balanced, one of the capacitor voltages may be greater than the breakdown voltage of the power switch, which causes severe damage to the power switch [11] . Thus, the capacitor voltage balance control is necessary for the three-level SEPIC. Fig. 6 shows the control scheme of the three-level SEPIC. 
On the other hand, when S 1 is turned on and S 2 is turned off during Mode II, the input inductor current i Li decreases. The following voltage equation is obtained as
Depending on the duty cycle D, the average inductor voltage for T s /2 gives the input inductor current variation △i Li as
By rearranging (3),
Here, the duty cycle D is represented as
where a nominal duty cycle D n and the controlled duty cycle D c are represented as 
The 
where k p and k i are the proportional and integral gains of the controller, respectively. V Ci,err is the voltage error between V c2 and V c1 . The duty cycle D Co is
where k p and k i are the proportional and integral gains of the controller, respectively. V Co,err is the voltage error between V o2 and V o1 . By the suggested capacitor voltage balancing control, the capacitor voltages can be balanced. As the duty cycle D S2 is different from D S1 , the load currents flowing through R o1 and R o2 would be slightly different while the capacitor voltages are balanced.
IV. EXPERIMENTAL RESULTS
To evaluate the performance of the three-level SEPIC, a 500 W prototype converter has been built and tested. Table I shows the electrical specification of the prototype converter. The two-level SEPIC has been also designed for the performance comparison with the three-level SEPIC. Table II shows the main component parameters of the two converters. In order to select the inductances of L i and L o , the inductor ripple current is taken into account. Generally, the inductance is proportional to the voltage induced across each inductor. Also, the duty cycle should be considered with the inductor ripple current. As the inductor ripple current increases, the minimum inductance could be decreased with respect to the duty cycle for the voltage across the inductor. On the other hand, in order to select the capacitances of C 1 , C 2 , C o1 , and C o2 , the capacitors are primarily designed for reducing capacitor voltage ripples. As the capacitor voltage ripples are reduced, the capacitances of the capacitor should be increased. The film capacitors, as non-polarized capacitors, could be used for C 1 and C 2 because they follow the half of the input voltage. Meanwhile, the electrolytic capacitors, as polarized capacitors, could be used for C o1 and C o2 because they supply electric power to the output load, serving as a capacitive voltage divider to split the output voltage into two equal voltages V o1 and V o1 . Fig. 7 shows the experimental waveforms of the two-level SEPIC for a 500 W output power. The two-level SEPIC uses 11N80C3 (Infineon) for S 1 whose voltage rating is 800 V. It uses RHRP15120 (Fairchild) for D 1 whose voltage rating is 1200 V. Fig. 7(a) shows the switch voltage V S1 and the diode voltage V D1 when the duty cycle D is 0.41 for V i = 200 V. The balanced resistive load is used. The output voltage V o is 140 V for R o1 = R o2 = 39 Ω. The switch voltage stress is calculated as 340 V theoretically. However, the peak switch voltage stress with the voltage spike is measured as 550 V. When the switch is turned off, the output diode cannot be turned off instantly. Because of the reverse-recovery process of the diode, it causes large reverse-recovery current, which causes a voltage spike across the power switch. This kind of switching operation is called as hard-switching operation [13] . Fig. 7(b) shows the switch voltage V S1 and the diode voltage V D1 when the duty cycle D is 0.60 for V i = 200 V. The output voltage V o is 300 V for R o1 = R o2 = 180 Ω. The switch voltage stress is calculated as 500 V theoretically. However, as shown in Fig. 7(b) , due to its hard-switching operation, the peak switch voltage stress with the voltage spike is measured as 700 V. rating is 600 V. Fig. 8(a) shows the switch voltages V S1 and V S2 and the diode voltages V D1 and V D2 when the duty cycle D is 0.41 for V i = 200 V. The output voltage V o is 140 V for R o1 = R o2 = 39 Ω. The voltage stress of the switching devices is calculated as 170 V, which is half of the voltage stress of the switching devices in the two-level SEPIC. However, due to its hard-switching operation, the peak switch voltage stress with the voltage spike is measured as 300 V. Fig. 8(b) shows the switch voltages V S1 and V S2 and the diode voltages V D1 and V D2 when the duty cycle D is 0.60 for V i = 200 V. The output voltage V o is 300 V for R o1 = R o2 = 180 Ω. The voltage stress of the switching devices is calculated as 250 V. However, as shown in Fig. 8(b) , due to its hard-switching operation, the peak switch voltage stress with the voltage spike is measured as 300 V. Fig. 9 shows the experimental waveforms of the two-level SEPIC and the three-level SEPIC when V i is 200 V for D = 0.60 and a 500 W output power. Fig. 9(a) shows the inductor current waveforms of the two-level SEPIC. The current ripple is observed as 2.0 A. The current ripple frequency is the same as the switching frequency of 50 kHz. Fig. 9(b) shows the inductor current waveforms of the three-level SEPIC. The current ripple is 1.0 A, which is two times lower than the current ripple of the two-level SEPIC. The current ripple frequency is 100 kHz, which is two times higher than the switching frequency of 50 kHz. Fig. 10 shows the experimental waveforms of the three-level SEPIC. Fig. 10(a) Fig. 11(b) shows the measured power efficiencies when the output voltage is 300 V for a 500 W output power. The two-level SEPIC has the efficiency of 95.0 %. Meanwhile, the three-level SEPIC achieves the efficiency of 94.0 %. The three-level SEPIC improves the power efficiency by 1.0 % compared to the two-level SEPIC when the output voltage is 300 V from V i = 200 V for a 500 W output power. Fig. 12(a) and (b) show the photographs of the two-level and three-level SEPICs, respectively. The converters are controlled by a single-chip micro-controller, dsPIC30F2020 (Microchip). A voltage divider with an operational amplifier has been designed for sensing the capacitor voltages. In order to generate phase-shifted pulse-width modulation (PWM) signal, a power supply PWM module in dsPIC30F2020 has been utilized.
V. CONCLUSIONS
This paper has proposed a three-level SEPIC to overcome the drawback of the conventional two-level SEPIC. Compared to the two-level SEPIC, the three-level SEPIC has lower switch voltage stresses. The three-level SEPIC reduces the switch voltage stress by half compared to the two-level SEPIC. This allows the three-level SEPIC to use lower-voltage-rated switches and to reduce the switching losses. The converter operation has been described. The converter control has been also presented for regulating the output voltage with the capacitor voltage balance control. The experimental results for a 500 W prototype converter have been discussed. The experimental results have shown that the three-level SEPIC improves the power efficiency with balanced capacitor voltages compared to the two-level SEPIC. The three-level SEPIC improves the efficiency by 1.8 % when it steps down the input voltage of 200 V into the output voltage of 140 V for a 500 W output power. The three-level SEPIC improves the efficiency by 1.0 % when it steps up the input voltage of 200 V into the output voltage of 300 V for a 500 W output power. The proposed three-level SEPIC is expected to be utilize for the photovoltaic and fuel-cell power generations.
